



FIG. 3

INPUT VOLTAGE	11	12	PROCESS RESULT
Vi ≧ (1 + R2/R1) · Vth	Hi	Hi	Hi
(1 + R2/R1) • Vth > Vi ≧ Vth	Hi	Lo	UNCHANGED
Vth > Vi	Lo	Lo	Lo








FIG. 5

